31
AMD X670/B650 Series
RAS# Active Time (tRAS)
The number of clock cycles required between a bank active command and issuing the
precharge command.
RAS# Cycle Time (tRC)
The number of memory clock cycles from activate command to another activate command.
Write Recovery Time (tWR)
The amount of delay that must elapse after the completion of a valid write operation,
before an active bank can be precharged.
Refresh Cycle Time (tRFC1)
Specifies the Refresh Recovery Delay Time.
Refresh Cycle Time (tRFC2)
Specifies the Refresh Recovery Delay Time.
Refresh Cycle Time (tRFCSb)
Specifies the Refresh Recovery Delay Time.
Read to Precharge (tRTP)
The number of clocks that are inserted between a read command to a row pre-charge
command to the same rank.
RAS to RAS Delay (tRRD_L)
The number of clocks between two rows activated in different banks of the same rank.
RAS to RAS Delay (tRRD_S)
The number of clocks between two rows activated in different banks of the same rank.
Four Activate Window (tFAW)
Specifies the time window in which four activates are allowed the same rank.
Write to Read Delay (tWTR_L)
The number of clocks between the last valid write operation and the next read
command to the same internal bank.
Write to Read Delay (tWTR_L)
The number of clocks between the last valid write operation and the next read
command to the same internal bank.
