Artesyn BajaPPC-750, User Manual

Page: 118 / 215

0002M621-15
8
Serial and Parallel I/O
The BajaPPC-750 has two 16C550-compatible serial ports and an optional paral-
lel port. The following table summarizes the differences between the standard
and optional configurations:
The serial and parallel interfaces are driven by an Ultra I/O controller chip that
resides on an Industry Standard Architecture (ISA) bus. A Windbond PCI to ISA
bridge chip links these interfaces with the rest of the system.
8.1 PCI to ISA Bridge
The PCI to ISA bus interface for the BajaPPC-750 is provided by a Winbond Sys-
tems Laboratory W83C553 integrated circuit. The W83C553 ISA bridge features:
• Compliance with revision 2.1 PCI specifications
• PCI clock frequencies up to 33 MHz at 5 volts
• Subtractive decoding for ISA bridge
• 32-bit ISA direct memory access addressing
• 4-byte line buffer
• Fully-implemented standard ISA bus
• Synchronous PCI-to-ISA interface
Table 8-1. Serial/Parallel Port Connector Summary
Port Standard Optional
Serial A P4, front panel RJ45 P2, VMEbus row C
Serial B P2, VMEbus rows Z & D;
HDR3, 14-pin header P2, VMEbus row C;
HDR3, 14-pin header
Parallel none P2, VMEbus row C