
AT32F413
Series Reference Manual
2022.06.27
Page 236
Rev 2.00
Figure 14-69
Example of suspend mode
0
1
2
3
4
5
6
7
8
9
COUNTER
A
B
C
D
10
PR[15:0]
TMR_CLK
0
DIV[15:0]
32
101
STIS[2
:
0]
101
SMSEL[2
:
0]
CI1F1
TMR_EN
CNT_CLK
Slave mode: Trigger mode
The counter can start counting on the rising edge of a selected trigger input (TMR_EN=1)
Figure 14-70
Example of trigger mode
0
1
2
3
4
5
COUNTER
PR[15:0]
TMR_CLK
0
DIV[15:0]
32
101
STIS[2
:
0]
110
SMSEL[2
:
0]
CI1F1
TMR_EN
6
7
9
10
A
B
...
30
31
0
1
2
3
4
8
32
OVFIF
Please refer to
.
14.3.3.7 Debug mode
When the microcontroller enters debug mode (Cortex
TM
-M4F core halted), the TMRx counter stops
counting by setting the TMRx_PAUSE in the DEBUG module.
14.3.4 TMR1 and TMR8 registers
These peripheral registers must be accessed by word (32 bits).
TMR1 and TMR8 registers are mapped into a 16-bit addressable space.
Table 14-13
TMR1 and TMR8 register map and reset value
Register
Offset
Reset value
TMRx_CTRL1
0x00
0x0000
TMRx_CTRL2
0x04
0x0000
TMRx_STCTRL
0x08
0x0000
TMRx_IDEN
0x0C
0x0000
TMRx_ISTS
0x10
0x0000
TMRx_SWEVT
0x14
0x0000
TMRx_CM1
0x18
0x0000
TMRx_CM2
0x1C
0x0000
TMRx_CCTRL
0x20
0x0000