Appendix
C
C-1
KT
x
Hardware Registers
This table describes the KTx hardware registers.
Offset from
base address
Mnemonic
E/ISA access
Description
:800h
keys_read_reg
16bit Read only
See description of M16 test.
:801h
host_to_ktx_int_reg
Write
A write of any value generates an interrupt to the KTx.
:802h
assert_reg
Write
A write of any value asserts (enables) the KTx microprocessor.
:803h
deassert_reg
Write
A write of any value deasserts (disables) the KTx microprocessor.
:804h
status_reg
Read
Bit 0: Interrupt Pending. When set, indicates the KTx interrupted the host.
Bits 1-4: Undefined
Bit 5: Mode816. When clear, the KTx is operating in 16-bit mode; when set
the KTx is operating in 8-bit mode.
Bit 6: Halt. When clear, the KTx microprocessor is halted.
Bit 7: Reset. When clear, the KTx microprocessor is in the Reset state.
:805h
key_0_write_reg
Write
See description of M16 test.
:807h
key_1_write_reg
Write
See description of M16 test.
:808h
host_ack_of_ktx_int_reg
Write
A write of any value clears the Interrupt Pending bit (bit 0) of the KTx
status register.
:80Ah
card_control_write_reg
Write
Bit 0:
Interrupt mode
When clear, the KTx generates pulsed interrupts.
When set, the KTx generates EISAlevel interrupts.
Bit 1:
M16 mode
When clear, the KTx operates in extended 16bit mode.
When set, the KTx operates in standard 16bit mode.
See chapter 2 for a detailed description.
Bits 2-7: Undefined
:80Ch
card_control_read_reg
Read
Bits 0-4: Undefined
Bit 5:
LED Blink. When set, the LED will blink if on.
Bit 6:
LED Color. When clear, the LED is green if on.
When set, the LED is red if on.
Bit 7:
LED On. When set, the LED is on.
Appendix Preview