AKM AKD5367A-A Manual Download Page 1

  

[AKD5367A-A] 

<KM095000>  

2008/06 

 

- 1 - 

 

 

GENERAL DESCRIPTION 

AKD5367A-A is an evaluation board for the digital audio 24bit 96kHz A/D converter, AK5367A. The 
AKD5367A-A includes the input circuit and also has a digital interface transmitter. Further, the 
AKD5367A-A can achieve the interface with digital audio systems via optical connector. And it can 
achieve the direct interface with AKEMD’s D/A converter evaluation boards of via 10-line flat cable. 
 
 

 

Ordering Guide 

 

AKD5367A-A 

 --- 

 AK5367A 

Evaluation 

Board 

(Cable for connecting with printer port of IBM-AT compatible PC and control software 
are enclosed with board.

 

This control software does not support Windows NT.) 

 
 

FUNCTION 

 

 DIT with optical output 

 

BNC connector for an external clock input 

 

10pin header for serial control interface 

 

RIN1

LIN1

AK4104

(DIT)

10pin Header

AK5367A

REG

+3.3V

AVDD

CVDD

JP3

DVDD

VSS1
VSS2

AGND

DGND

MCLK_EXT

12.288MHz

D3V

Clock

Generator

Opt
Out

PORT1

AVDD

CVDD DVDD

JP2

RIN2

LIN2

RIN3

LIN3

RIN4

LIN4

JP4

PORT2

ROM

PORT3

uP-I/F

 

Figure 1. AKD5367A-A Block Diagram 

 

* Circuit diagram and PCB layout are attached at the end of this manual. 

 

AK5367A Evaluation Board Rev.0

AKD5367A-A

Summary of Contents for AKD5367A-A

Page 1: ...K5367A Evaluation Board Cable for connecting with printer port of IBM AT compatible PC and control software are enclosed with board This control software does not support Windows NT FUNCTION DIT with...

Page 2: ...V Digital ground This connector is used when DGND is supplied separately from AGND In this case JP1 should be open Default 0V Table 1 Power Supply Lines Note 1 Each supply line should be distributed f...

Page 3: ...fs with JP11 and JP12 In this case please do not connect anything with PORT2 ROM JP10 CLK JP6 BICK JP7 MCLK XTL EXT JP8 XTE JP9 EXT JP5 LRCK Figure 3 Switch Setting when the MCLK is Input from BNC 1 1...

Page 4: ...RT2 ROM JP10 CLK JP6 BICK JP7 MCLK XTL EXT JP8 XTE JP9 EXT JP5 LRCK Figure 5 Switch Setting when the MCLK is Generated from Crystal Oscillator X1 2 1 2 The MCLK input from BNC Please set JP10 CLK EXT...

Page 5: ...000 2008 06 5 The analog to digital conversion data can be transmitted from PORT2 ROM The MCLK can be generated from crystal oscillator X1 or J11 BNC or PORT2 ROM Refer to 2 1 1 2 1 2 and 2 1 3 to set...

Page 6: ...D3V connector Default SHORT Supply from regulator T1 In this case D3V connector should be open 5 JP11 SBICK JP12 SLRCK Select MCLK frequency 256 MCLK 256fs 12 288MHz fs 48kHz Default 512 MCLK 512fs 2...

Page 7: ...ort C34 short R4 47k R5 47k C37 short C36 short R6 47k R7 47k C39 short C38 short R8 47k LIN1 J1 MR 552LS 2 3 1 LIN2 J3 MR 552LS 2 3 1 LIN3 J5 MR 552LS 2 3 1 C32 short LIN4 J7 MR 552LS 2 3 1 RIN1 J2 M...

Page 8: ...tion Flow Keep the following flow 1 Set up the control program according to explanation above 2 Click Port Reset button Explanation of Each Buttons 1 Port Reset Set up the USB interface board AKDUSBIF...

Page 9: ...367A click OK button If not click Cancel button 3 Function2 Dialog Dialog to evaluate ATT Address Box Input registers address in 2 figures of hexadecimal Start Data Box Input starts data in 2 figures...

Page 10: ...file name is akr Operation flow 1 Click Save Button 2 Set the file name and push Save Button The extension of file name is akr 4 2 Open The register setting data saved by Save is written to AK5367A T...

Page 11: ...val time Set 1 to the address of the step where the sequence should be paused 3 Click Start button Then this sequence is executed The sequence is paused at the step of Interval 1 Click START button th...

Page 12: ...A KM095000 2008 06 12 6 Function4 Dialog The sequence that is created on Function3 can be assigned to buttons and executed When F4 button is clicked the window as shown in Figure 11 opens Figure 11 F...

Page 13: ...ecuted 6 2 SAVE and OPEN buttons on right side SAVE The sequence file names can assign be saved The file name is ak4 OPEN The sequence file names assign that are saved in ak4 are loaded 6 3 Note 1 Thi...

Page 14: ...n and select the register setting file akr 2 Click WRITE button then the register setting is executed 7 2 SAVE and OPEN buttons on right side SAVE The register setting file names assign can be saved T...

Page 15: ...3ch L4ch R4ch ADC Analog Input Characteristics S N D Filter none fs 48kHz 1dBFS BW 20kHz fs 96kHz 1dBFS BW 40kHz 90 2 90 7 91 3 91 9 90 2 90 8 91 3 91 9 90 2 90 7 91 3 91 9 90 2 90 7 91 1 91 7 dB dB D...

Page 16: ...0 105 100 95 90 85 80 75 d B F S 140 0 130 120 110 100 90 80 70 60 50 40 30 20 10 dBr Figure 14 THD N vs Input Level AKM AK5367A THD N vs Input Frequency AVDD 5V DVDD CVDD 3 3V fs 48kHz MCLK 512fs 1dB...

Page 17: ...40 30 20 10 dBr 130 0 120 110 100 90 80 70 60 50 40 30 20 10 d B F S T T T T Figure 16 Linearity AKM AK5367A Frequency Response AVDD 5V DVDD CVDD 3 3V fs 48kHz MCLK 512fs 1dBFS input 2k 20k 4k 6k 8k...

Page 18: ...S input 120 50 115 110 105 100 95 90 85 80 75 70 65 60 55 d B 20 20k 50 100 200 500 1k 2k 5k 10k Hz Figure 18 Crosstalk AKM AK5367A FFT AVDD 5V DVDD CVDD 3 3V fs 48kHz MCLK 512fs 1dBFS input 180 0 170...

Page 19: ...50 140 130 120 110 100 90 80 70 60 50 40 30 20 10 d B F S 20 20k 50 100 200 500 1k 2k 5k 10k Hz Figure 20 FFT Plot AKM AK5367A FFT AVDD 5V DVDD CVDD 3 3V fs 48kHz MCLK 512fs No signal input 180 0 170...

Page 20: ...120 110 100 90 80 70 60 50 40 30 20 10 dBr 120 70 115 110 105 100 95 90 85 80 75 d B F S Figure 22 THD N vs Input Level AKM AK5367A THD N vs Input Frequency AVDD 5V DVDD CVDD 3 3V fs 96kHz MCLK 256fs...

Page 21: ...130 0 120 110 100 90 80 70 60 50 40 30 20 10 d B F S T Figure 24 Linearity AKM AK5367A Frequency Response AVDD 5V DVDD CVDD 3 3V fs 96kHz MCLK 256fs 1dBFS input 2 5k 40k 5k 7 5k 10k 12 5k 15k 17 5k 20...

Page 22: ...put 40 40k 50 100 200 500 1k 2k 5k 10k 20k Hz 120 50 115 110 105 100 95 90 85 80 75 70 65 60 55 d B Figure 26 Crosstalk AKM AK5367A FFT AVDD 5V DVDD CVDD 3 3V fs 96kHz MCLK 256fs 1dBFS input 40 40k 50...

Page 23: ...00 1k 2k 5k 10k 20k Hz 180 0 170 160 150 140 130 120 110 100 90 80 70 60 50 40 30 20 10 d B F S Figure 28 FFT Plot AKM AK5367A FFT AVDD 5V DVDD CVDD 3 3V fs 96kHz MCLK 256fs No signal input 40 40k 50...

Page 24: ...assumes no responsibility for such use except for the use approved with the express written consent by Representative Director of AKEMD As used here Note1 A critical component is one whose failure to...

Page 25: ...D IN 3 OUT 2 C6 0 1u C6 0 1u R11 open R11 open R13 51 R13 51 JP4 D3V_SEL JP4 D3V_SEL CN2 30pin_2 CN2 30pin_2 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 CN1 30pin_1 CN1 30pin_1 1 2 3 4 5 6 7 8 9 10 1...

Page 26: ...51 R40 51 PORT1 TOTX141 PORT1 TOTX141 GND 1 VCC 2 IN 3 R23 0 R23 0 R38 51 R38 51 C20 0 1u C20 0 1u SW1 5367_PDN SW1 5367_PDN 2 1 3 U4 74HC14 U4 74HC14 GND 7 1A 1 3A 5 5A 11 5Y 10 3Y 6 1Y 2 2Y 4 4Y 8 6...

Page 27: ...LIN3 LIN4 RIN1 RIN2 RIN3 RIN4 ROUT LOUT C40 22u C40 22u C39 short C39 short J2 MR 552LS J2 MR 552LS 2 3 1 C34 short C34 short R33 47k R33 47k C33 short C33 short C36 short C36 short J4 MR 552LS J4 MR...

Page 28: ...MHz X1 12 288MHz C29 0 1u C29 0 1u C18 0 1u C18 0 1u U3 74HCU04 U3 74HCU04 GND 7 1A 1 3A 5 5A 11 5Y 10 3Y 6 1Y 2 2Y 4 4Y 8 6Y 12 6A 13 4A 9 2A 3 VCC 14 U6 74LVC07 U6 74LVC07 1A 1 1Y 2 VCC 14 GND 7 2A...

Page 29: ...0 21 22 23 24 25 26 27 28 29 30 R2 47k R2 47k R12 open R12 open C2 2 2u C2 2 2u AK5367A U1 AK5367A U1 VCOM 1 LIN1 2 RIN1 3 LIN2 4 RIN2 5 LIN3 6 RIN3 7 LIN4 8 SDA 22 SCL 23 SDTO 24 BICK 25 LRCK 27 MCLK...

Page 30: ......

Page 31: ......

Page 32: ......

Page 33: ......

Page 34: ......

Page 35: ......

Page 36: ......

Page 37: ......

Page 38: ......

Reviews: