APE1553-1/2(-DS) Hardware Manual
15
3
STRUCTURE OF THE APE1553-1/-2
The structure of the APE1553 card is shown in the block diagram.
The APE1553-1/-2 comprises the following main sections:
PCI Express Interface and BIU-IO FPGA
Global RAM
BIU Section
Physical I/O Interface with up to two Dual redundant MIL-STD-1553 busses
IRIG – Time Code Processor
Figure 3-1 Block Diagram of APE1553-1/-2