Advantech IPPC-6172A Series, User Manual

Page: 69 / 76

63 IPPC-6172A User Manual
Appendix B
S
ystem
Assignments
B.3 Interrupt Assignments
B.4 1st MB Memory Map
B.5 PCI Bus Map
Table B.3: Interrupt Assignments
Priority Interrupt# Interrupt Source
1 NMI Parity error detected
2 IRQ0 Interval timer
3 IRQ1 Keyboard
- IRQ2 Interrupt from controller 2 (cascade)
4 IRQ8 Real-time clock
5 IRQ9 Cascaded to INT 0A (IRQ 2)
6 IRQ10 Serial communication port 4
7 IRQ11 Available
8 IRQ12 PS/2 mouse
9 IRQ13 INT from co-processor
10 IRQ14 Fixed disk controller
11 IRQ15 Available
12 IRQ3 Serial communication port 2
13 IRQ4 Serial communication port 1
14 IRQ5 Parallel port 2
15 IRQ6 Available
16 IRQ7 Serial communication port 3
Table B.4: 1st MB Memory Map
Addr. range (Hex) Device
E0000h - FFFFFh System ROM
CC000h - DFFFFh Unused
C0000h - CBFFFh VGA BIOS
A0000h - BFFFFh VGA buffer
00000h - 9FFFFh Base memory
Table B.5: PCI Bus Map
Function Signals: Device ID INT# Pin GNT# Pin
Onboard LAN1 AD24 INT E
PCI slot 2 AD29 INT B,C,D,A GNT2#
PCI slot 3 AD30 INT C,D,A,B GNT1#
PCI slot 4 AD31 INT D,A,B,C GNT0#